Abstract: The simultaneous elimination of common-mode voltage and DC-link capacitor voltage imbalance is achieved in a five-level inverter scheme for an induction motor drive throughout its operating range. A dual five-level inverter-fed open-end-winding induction motor structure is used for the proposed drive. Initially, the operating limitations of achieving this dual task for the fivelevel inverter configuration are investigated for a single DC power supply. Subsequently, a switching strategy for a five-level inverter topology with two DC power supplies is proposed to achieve the dual task over the entire speed range of the drive. The proposed drive offers a simple power-bus structure with more redundant switching combinations for inverter voltage vectors, and requires a lower voltage-blocking capacity of the power devices as compared with the conventional single five-level inverter-fed drive. As only the availability of redundant switching combinations for inverter voltage vectors is exploited, the dual task is achieved without disturbing the fundamental component of the inverter output voltage and the scheme does not need any extra control circuit hardware. Experimental verification of the proposed scheme is done on a 1.5 kW induction motor drive in the linear as well as overmodulation range.
Introduction
All the multilevel inverter configurations, neutral-point clamped (NPC), cascaded H-bridge, flying capacitor, etc., produce alternating common-mode voltages at the motor terminals resulting in bearing currents and ground leakage currents. In the NPC multilevel inverter configuration with a single DC-link power supply, the inherent imbalance in the DC-link capacitor voltages causes lower-order harmonics at the inverter output, torque pulsation and increased voltage stress on the capacitors and power switching devices. In most of the reported works the problems of common-mode voltage [1] [2] [3] [4] [5] and capacitor voltage imbalance [6] [7] [8] [9] [10] [11] are separately dealt with. A PWM scheme to eliminate the common-mode voltages in conventional three-level NPC inverter is presented in [1] in which the inverter output voltages are generated using only certain inverter states that generate zero common-mode voltage. A PWM strategy for reduction (and not the complete elimination) of common-mode voltage in NPC and cascaded multilevel inverters is suggested in [2] and [3] respectively.
Multilevel inverter schemes realised using an open-endwinding induction motor are presented in [4, 5] for the elimination of common-mode voltage throughout the operating range of the drive. These schemes [4, 5] offer more redundant switching states for inverter voltage vectors compared with the single inverter-fed drives of the same voltage levels. A control technique that maintains the mean neutral-point current to a minimum value by suitable addition of DC-offset to each of the PWM modulation waves of a three-level NPC inverter is presented in [6] for DC-link capacitor-voltage balancing. Reference [6] also reports the inherent operating limitations of multilevel inverters for achieving capacitor-voltage balancing in both motoring and regenerating modes. With the presence of a larger number of DC-link capacitors and DC-neutral points, the task of achieving the capacitor-voltage balancing becomes inherently more complicated (especially at higher modulation indices) with increasing levels of multilevel NPC inverter [6, 7] .
Capacitor-voltage balancing schemes presented in [7] [8] [9] for five-level NPC inverter suggest the use of extra hardware in addition to the SVPWM or carrier-based PWM control techniques for capacitor-voltage balancing. This extra hardware may be in the form of buck-boost converters (DC choppers) [7, 8] or a back-to-back connection of multilevel NPC-controlled front-end rectifier with a multilevel NPC inverter [9] . A generalised multilevel inverter topology with self voltage balancing, presented in [10] , requires 20 switching devices and six additional capacitors per leg of the five-level inverter. Also, the concept is supported only by the steady-state simulation results.
Recently it has been concluded in [11] that voltage balancing of capacitors in a four-level NPC inverter (with single DC-link power supply) is impossible, even if there is no restriction for the selection of redundant vectors (nonoptimal switching) at higher modulation indices if active current components exist. It has been pointed out in the introduction of [12] that neutral-point balancing and common-mode voltage cancellation cannot be achieved concurrently in a multilevel NPC inverter. A control scheme for a three-level VSI topology for an open-end-winding induction motor is described in [13] which achieves this dual task throughout the operating range and without using additional hardware. A five-level inverter-fed induction motor drive scheme is proposed in the present work for simultaneously achieving the dual task of elimination of common-mode voltage and DC-link capacitor voltage imbalances. The proposed scheme is based on a dual five-level inverter-fed open-endwinding induction motor configuration [5] . This paper 
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investigates the operating limitations of achieving this dual task for the five-level inverter-fed drive with a single DC power supply. A five-level inverter-fed drive topology with two DC power supplies, and a strategy for selecting the switching states, are proposed to achieve the dual task simultaneously. The proposed inverter-fed drive offers a simple power bus structure with more redundant switching states for inverter voltage vectors, and demands a lower voltage blocking capacity of the power devices, as compared with a single five-level inverter-fed drive. As only the availability of redundant switching states for the inverter voltage vectors is exploited, the dual task is achieved without disturbing the fundamental component of the inverter output voltage and the scheme does not require any extra control circuit hardware. Figure 1a shows the schematic of the proposed dual inverter-fed open-end-winding induction motor drive, where inverter A and inverter A 0 are five-level inverters. As the proposed five-level inverter is formed by cascading conventional two-level inverters and a three-level NPC inverter, it offers a simple power-bus structure compared with that of a five-level NPC inverter. The drive (Fig. 1a) requires a total DC-link voltage of V dc /2, where V dc is the required DC-link voltage for a single five-level inverter-fed drive. Table 1 shows the states of the switches to generate five different voltage levels at pole A of inverter A (Fig. 1a) . The requirement of blocking voltage capability of individual devices is as low as V dc /8 for S 11 (Fig. 1a ) is expressed as (4) [4, 5] . Hence the resultant common-mode voltage appearing at the motor phase windings can be represented as (5) .
; and
and
The DC-links for inverters A and A 0 of Fig. 1a are isolated to prevent the flow of zero sequence currents in the machine phase windings [4, 5] . The magnitude of common-mode voltages generated by inverters A and A 0 for all the possible 125 switching states (Fig. 1b) is analysed in the proposed work ( Table 2 ). The switching states, which generate zero common-mode voltage at the inverter poles (a total of 19 switching states of group 7 of Table 2 , shown shaded in Fig. 1b Table 3 . A number in the bracket adjacent to each space vector in the first column of Table 3 indicates the total redundant switching states (Fig. 1d) Fig. 1c ).
Analysis of DC-link capacitor voltage variations
Instead of using four isolated DC power supplies (Section 2), a preferred practical approach is to provide a single DC-link of voltage V dc /2 (for ease of analysis, neglecting the required DC-link boost [4, 5] , Section 2) and to split it into four equal voltage levels of V dc /8 using a bank of four capacitors. This arrangement of power schematic for the proposed scheme is shown in Fig. 1e . The schematic of the proposed inverter fed induction motor drive is shown in Fig. 1f with the five-level DC-bus terminology, where each leg of the inverter is represented as a switch. The five different voltage levels of pole voltage (Table 1) are represented as 2, 1, 0, À1 and À2 in Fig. 1f . The motor currents are denoted as i A , i B and i C . Total current drawn by the dual inverter from the negative DC-bus, lower From Fig. 1f , for a balanced three-phase load (i.e. i A +i B +i C ¼ 0 and i 0 +i 1 +i 2 +i 3 +i 4 ¼ 0), the currents flowing through the capacitors can be represented as in (6) and (7). For C 1 ¼ C 2 ¼ C 3 ¼ C 4 ¼ C, and from (7), the relationship of capacitor voltages with DC-link node currents and rectifier current can be given as in (8) . Using (8) , the difference between voltages of adjacent capacitors of inverter-fed induction motor drive (Fig. 1f) can be given as in (9) . 
It is evident from (9) that the net current drawn from the DC-link nodes '1', '0' and 'À1' are responsible for capacitor voltage imbalances. Thus the balanced DC-link condition (i.e. Dv CU ¼ Dv CM ¼ Dv CL ¼ 0) occurs when net currents drawn from upper, middle and lower DC-neutrals are zero (i.e. Fig. 1f ).
Effects of different switching-state combinations on variation of capacitor voltages
For ease of analysis all the inverter voltage vectors of Fig. 1c are divided into five main groups as shown in Table 4 . The effects of redundant switching-state combinations of voltage space vectors (Table 3) belonging to each of these groups on the charging and discharging of the DC-link capacitors are studied. Based on the connection of machine phase winding terminals with the DC-link nodes, the currents drawn from the DC-link nodes to the machine phase windings and vice versa are assigned with proper signs, as given in Table 5 .
It is found for all the switching-state combinations of voltage vector O 0 (ZV group, Table 4 ) that there is no flow of currents to or from any of the DC-link nodes as the motor phases are not connected across any of the capacitors. Hence, switching-state combinations of the ZV group do not have any effect on capacitor voltages. A few examples of this are given in Fig. 2a . For the capacitorvoltage balancing point of view, all the switching-state combinations of the ZV group are equivalently represented as 'z, z, z', in terms of the currents flowing through DC-link nodes '1', '0' and 'À1' (i.e. i 3 , i 2 and i 1 , Fig. 1f ), respectively. Here 'z' indicates zero current. Similarly, based on Table 5 and as shown in Fig. 2b , the switching-state combination '10-1,000' (voltage vector A causes an increase in Dv CU ¼ D C4 ÀD C3 proportional to current i A , an increase or decrease in Dv CM ¼ v C3 Àv C2 based on the resultant amplitude of '(Ài A Ài C )', and a decrease in Dv CL ¼ v C2 Àv C1 proportional to i C .
Pairs of dual switching-state combinations
It is evident from Fig. 2c that the machine phase windings A and C are connected across C 3 and C 2 respectively, when '10-1,000' (for A 0 1 of 2LV group, Table- 3) is switched. The same windings A and C are connected across C 2 and C 3 respectively, when '000,À101' (for A 0 1 of 2LV group, Table 3 , Fig. 2c ) is switched. As described in the previous paragraph '10-1,000' can be equivalently represented as 'i A , (Ài A Ài C ), i C ', similarly, based on Table 5 , it is found that '000,À101' (Fig. 2c) can be equivalently represented as 'Ài C , (i A +i C ),Ài A '. These equivalent representations show that the switching-state combinations '10-1,000' and '000,À101' of A 0 1 (Fig. 2c) cause the equal and opposite currents '(Ài A Ài C )' and '(i A +i C )', respectively, through the middle DC-neutral (i.e. current i 2 , Fig. 1f ). Hence it is clear from (9) that these two switching-sate combinations produce exactly the opposite effect on the charge balancing of the inner two capacitors of the DC link i.e. on Dv CM ¼ v C3 Àv C2 (Fig. 1f) . Therefore '10À1,000' and '000,À101' (Fig. 2c ) are termed as a pair of middle DC-neutral dual switching-state combinations (MNDS) of A (Table 3) are listed in Table 6 . For voltage vector A 0 1 , '02-2,À12-1' makes one MNDS pair with '1-21,0-22' and forms another MNDS pair with '11-2,01-1' also, shown with the help of a bidirectional arrow in Table 6 .
Similarly, '10-1,000' and '20-2,10-1' (of A Fig. 1f ). Therefore '10-1,000' and '20-2,10-1' form an example of upper and lower DC-neutral dual switching-state combinations (ULNDS) pair (Table 6 ). Each switching-state combination that forms the ULNDS pair with some switching-state combination, and also forms the MNDS pair with some other switching-state combination of the same voltage vector, is marked shaded in Table 6 . For example, '10-1,000' forms the MNDS pair with '000,À101' and the ULNDS pair with '20-2,10-1' (Fig. 2c) , therefore '10-1,000' is shown shaded in the column of ULNDS pairs of Table 6 . (Table 6 ), the net current for each of the three DC-neutrals (Fig. 1f) can be made zero in every four sampling intervals. Similarly, it can be shown that, only by proper selection of MNDS and ULNDS pairs of any voltage vector of the 2LV and 3LV groups (Table 6 ), the net current through all the three DC-neutrals can be made to zero within two or a maximum of four sampling intervals (Fig. 2d ). Hence for two-level and three-level operation of drive the capacitor-voltage balancing can be achieved for the inverter-fed drive of Fig. 1e without any additional hardware. In practice, for position of reference voltage space vector in any given sector, based on the volt-second balance, the space vector PWM algorithm switches each of the three voltage vectors forming that sector for a definite time in each sampling interval. Figure 2e shows a typical sequence pattern of the proposed switching-state combinations (Fig. 2d) , where SEQ is a digital signal synchronised with the PWM sampling duration T S and it has a period equal to 2 * T S and a duty ratio equal to 50%. In Fig. 2e , P_S means the positive sequence duration (SEQ is high) whereas N_S means the negative sequence duration (SEQ is low).
It is evident from Table 6 that the possibility of getting MNDS and especially the ULNDS pairs for each voltage vector reduces inherently as one moves from the centre (ZV group, Table 4 ) to successive outer hexagons (up to the 5LV group, Table 4) of Fig. 1c . Unlike the voltage vectors of the 2LV and 3LV groups (Table 6 ), for most of the voltage vectors of the 4LV and 5LV groups (Table 6 ), the sequential switching of redundant switching-state combinations of any voltage vector alone does not provide zero net current through all the DC-neutrals (Fig. 1f) . Efforts are also made to explore the possibility of getting the zero net currents flowing through DC-neutrals by selecting the proper switching-state combinations of the three adjacent voltage vectors forming a triangular sector, which can altogether provide the compensating effects. As an example, Fig. 2f shows a selected sequence of switching-state combinations for two consecutive sampling intervals, when the reference voltage vector is considered in a sector formed by B Fig. 1c (four-level operation) . For this sequence (Fig. 2f) , based on Table 6 , the net value of DC-neutral currents after the two sampling intervals, results into 'x, z, Àx', where x ¼ (Ài A +2 iB +i C ) and may be a nonzero value. This makes the problem of DC-link capacitor-voltage balancing (in association with common-mode voltage elimination) unsolvable for four-level and five-level operation unless extra hardware control is added in the drive system of Fig. 1e for the control of upper and lower DCneutral currents. Similar inherent limitations at the higher modulation range have been pointed out in the literature [6] [7] [8] 11] for achieving the DC-link capacitor-voltage balancing alone in conventional multilevel inverters. The addition of extra control hardware (consisting of active and passive components and control circuitry) in the form of buck-boost converter (DC choppers) [7, 8] or controlled front-end converter [9] is suggested in the literature for capacitor-voltage balancing in NPC five-level inverters. 
6 Proposed scheme for DC-link capacitor-voltage balancing
As shown in Fig. 3a it is proposed to introduce a power supply of V dc /4 for supplying the inner two capacitors (C 3 and C 2 ) in association with the DC power supply of V dc /2 which supplies all the four capacitors of the DC-link. Now, for the same redundant switching states of Fig. 2f  (four-level operation) , the 2T S equivalent circuit for the proposed modified inverter (Fig. 3a) is shown in Fig. 3b . Figure 3b indicates that in a 2T S period the net current flow from the middle DC-neutral (i.e. i 2 ) becomes zero as expressed in (10) . Therefore from (9) and (10) capacitors of the DC-link becomes zero within 2Ts period, as indicated in (11) . Based on (11) , and considering that the additional DC power supply of V dc /4 ( Fig. 3a) is of constant amplitude, it can be found that the middle two capacitors of the DC-link share equal voltage, as indicated in (12) . From (9) and (12), the sum of the two voltage differences Dv CU and Dv CL can be given as (13) . But equal and opposite values of DC-neutral currents i 3 and i 1 (x and Àx respectively, Fig. 3b ) makes the sum of two voltage differences Dv CU and Dv CL (13) equal to zero, as shown in (14) . Hence from (12) and (14) it is clear that the upper and lower capacitors of the DC-link also share equal amounts of total voltage V dc /4 (V dc /2-V dc /4, where V dc /2 is total DClink voltage and V dc /4 is the voltage shared equally by the middle two capacitors, Fig. 3a) , as indicated by (15). It can be concluded from (12) and (15) that all the four capacitors of the DC-link (Fig. 3a) are at equal potentials resulting into the balancing of capacitor voltages as shown in (16).
in the 2T s period; i 2 ! 0 ð10Þ 
Hence, with the modified proposed power schematic of Fig. 3a , the conditions for achieving the balancing of the DC-link capacitor voltages is not restricted to 'z, z, z'. But the condition 'x, z, Àx' also provides the balancing of the DC-link capacitors, where x can be zero or any nonzero value. Table 7 shows the chosen redundant switching-state combinations for P_S and N_S (Section 5) durations with respective equivalent representations for a 301 segment ðD Fig. 1c . The switching states of Table 7 are chosen in such a way that the average voltage unbalance caused in one sampling interval (by P_S switching states) is nullified in the next sampling interval (by N_S switching states). It can be easily verified from 2T s equivalent representation in the last column of Table 7 that in a maximum of two sampling intervals the alternate switching of selected redundant switching-state combinations for each voltage vector provides the DC-neutral currents 'x, z, Àx' (where x is zero or any nonzero value). Hence, the capacitor-voltage balancing can be achieved by PWM control for the tip of the reference voltage vector in any of the sectors of Fig. 1c . The proper switching-state combinations for all other voltage vectors of Fig. 1c are also found in a similar way. Figure 3c shows a block diagram of the V/f control scheme used for the proposed drive (Fig. 3a) . Figures 3d-3f show the simulation results of starting transients when the machine is started with a command speed of five-level operation under V/f control. The machine phase voltage waveform Fig. 3d shows the smooth transition from threeto four-level and four-to five-level modes of operation. The elimination of common-mode voltage (5) for different operating levels of the drive is clearly seen in Fig. 3e . The individual capacitor voltages (Fig. 3f) show the balancing of capacitor voltages to a fairly good extent. Similarly, Figs. 3g-3i show the simulation results of transition from five-level to overmodulation operation. It is evident from different waveforms of Figs. 3d-3i that the proposed scheme is capable of eliminating the common-mode voltage and capacitor-voltage unbalance, throughout the operating range of drive including the overmodulation.
The effectiveness of the proposed scheme is demonstrated by disabling the controller (by clamping the SEQ signal Fig. 3c to either high or low level) in three-level operation as shown in Figs. 4a-4e . Once the controller is disabled the gradual divergence in the voltages of middle two capacitors v C3 and v C2 is clearly observed (Fig. 4a) . This leads to distorted machine phase voltage (Figs. 4b and 4c ), distorted phase current (Fig. 4d) and increased common-mode voltage (Fig. 4e) . Similar results are obtained, as shown in Figs. 4f and 4g , when the control scheme is disabled in fivelevel mode of operation. Now, both the pairs of capacitors i.e. the pair of inner capacitors C 2 and C 3 and the pair of outer capacitors C 1 and C 4 of the DC-link of Fig. 3a exhibit the voltage imbalance (Fig. 4f) . The proposed five-level inverter scheme (Fig. 3a) is tested on a laboratory prototype of a 1.5 kW open-end-winding induction motor drive with V/f control (Fig. 3c) for different modulation indices covering the entire speed range. The DSP tool TI TMX320F240PQ and the CPLD Xilinx XC95108-20PC84C are used for implementing the proposed control scheme of Fig. 3c . The DC-link voltage of around 120 V is used for the inverter and thus the individual DC-link capacitor voltages are around 30 V. In the proposed PWM scheme the deadbands of the inverter legs are properly tuned to avoid any common-mode voltage generated due to deadband mismatch. The carrier frequency used for PWM generation is limited to 1.2 kHz. The performance of the drive is verified in steady-state and transient operating conditions by varying the operating speed of the drive in the linear as well as overmodulation range. The pole and phase voltage waveforms and their normalised harmonic spectra (FFTs) for inverter operation in different operating levels are presented in Figs. 5a-5f. (Fig. 5f ). From the experimental results shown in Figs. 5a-5f, it is clear that the proposed scheme eliminates the common-mode voltage at individual inverter poles as well as at machine phase windings throughout the operating range of the drive.
Figures 5g and 5h show the steady-state waveforms of the machine phase voltage and current for the three-level and five-level operation of the drive, respectively, whereas Fig. 5i shows the machine phase voltage and current for the overmodulation range.
Figures 6a-6f show the transient performance of the proposed drive. In Fig. 6a the waveforms of the machine phase voltage (upper trace) and the machine phase current (lower trace) show the smooth transitions of operating levels of the inverter during speed reversal. Figure 6b shows that the middle two capacitors (C 2 and C 3 , Fig. 3a (Figs. 5a-6f ) demonstrate the ability of controller to simultaneously eliminate the common-mode voltage and imbalance in DC-link capacitor voltages in the steady state as well as during transient operation in the entire operating range of the drive.
Conclusions
A five-level inverter scheme for induction motor drive has been proposed to achieve the simultaneous elimination of common-mode voltage and DC-link capacitor-voltage imbalance. The operating limitations of achieving this dual task for the five-level inverter configuration with a single DC power supply are investigated. A switching strategy for the five-level inverter topology with two DC power supplies is proposed to achieve the dual task throughout the operating range of the drive. The proposed drive offers a simple power-bus structure with increased redundant switching states for inverter voltage vectors, and requires a lower voltage blocking capacity of power devices as compared with a conventional single five-level inverter-fed drive. As only the availability of redundant switching states for the inverter voltage vectors is exploited, the dual task is achieved without disturbing the fundamental component of the inverter output voltage and the scheme does not need any extra control circuit hardware. The performance of proposed scheme is demonstrated by the results of simulation studies, and experimentally verified on a 1.5 kW open-end-winding induction motor drive in the linear as well as overmodulation range.
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